Introduction
The importance of multimedia processing on generalpurpose computing platforms has prompted processor designers to add multimedia instructions to microprocessor instruction set architectures (ISAs). These include MAX-2 for the PA-RISC architecture [I] , MMX, SSE and SSE-2 for the Intel IA-32 architecture [2] , and a superset of these to the Itanium IA-64 architecture [3] .
Although these multimedia instructions may be very effective, they still incur the overhead of their base microprocessor ISA. PLX [4] is a new ISA designed from scratch for fast and efficient multimedia processing. Prior work has demonstrated its effectiveness for integer media applications [4] . This paper describes the new floating-point ISA for PLX version 1.3, designed to enable support for very fast 3D graphics. With the proliferation of 3D games, it is highly desirable to support fast 3D graphics with the same media processor used for integer media types like images, video and audio. Although 3D graphics has traditionally been handled by separate graphics processors and hoards, this is often infeasible for handheld computers. PLX FP provides a more economical solution for 3D graphics in such cases. Figure 1 shows a 3D graphics pipeline used to perform 3D graphics rendering, as defmed for example, by the OpenGL [5] standard. The 3D graphics pipeline is, implemented in many different ways. On some high-end platforms like the SGI RealityEngine system [6] , it is 0-7803-8603-5/04/$20.00 02004 IEEE implemented with specialized graphics rendering boards. However, such dedicated hardware is expensive and not flexible because it executes fixed functions. One altemative is to use pure software running on generalpurpose processors, such as Mesa3D [7] . However, the performance is very low hecause the processors are not optimized for 3D graphics processing. The addition of 3D graphics ISA extensions, such as SSE and SSE-2 [2] , L4-64 [3] , AMD 3DNow! [SI, AltiVec in PowerPC [9] , and recently, ARM VFP [IO] , partially alleviates the problem. They boost the speed of certain 3D graphics operations significantly, but the performance still falls short of that demanded for real-time rendering.
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Figure 1: A simple 3D graphics pipeline The common approach for desktop 3D graphics is to use both software and hardware, where part of the pipeline is executed in software, and the rest is done with a dedicated graphics processor or board. Early generations of the graphics hoards only perform simple texture mapping and drawing in the back-end of the graphics pipeline, with the majority of the 3D operations performed in software. The newer graphics processors, such as the GeForce series by nVlDIA [l I] and the Radeon series by AT1 [12] , support more geometry processing operations at the front-end of the 3D graphics pipeline with more FP capability and increased programmability. This approach provides good leverage of the host processor and the graphics processor. However, the graphics processor cannot be used for other tasks, and having a separate graphics processor is not economical in constrained environments like PDAs.
PLXFPISA
PLX FP introduces 32 new FP registers FO-F3 1, with register FO hardwired to the value 0.0. Like the PLX integer ISA, the PLX FP ISA is also datapath scalable and fully suhword-parallel [4] . Datapath scalability means that the PLX floating-point registers and functional units can be 32, 64 or 128 bits in a given PLX implementation. The recommended datapath width is 128 bits, corresponding to a 4-component FP vector, which is the most common data type in 3D graphics. The FP datapath of PLX is independently scalable from the integer datapath. For example, a PLX implementation can have 64-bit integer registers and 128-bit floating-point registers. Unlike the integer ISA, PLX FP has only one subword size of 32 bits, corresponding to a single-precision FP number. The subwords in a register are numbered from right to left, with the rightmost subword labeled 0.
There are six classes of floating-point instructions. Subword-parallel FMAC instructions, shown in Table 1 , can be executed on the basic floating-point multiplyaccumulate (FMAC) functional unit. All these instructions, except scale-related and p f d p instructions, also have a scalar version in addition to the subword-parallel version shown in the table, which operates on the rightmost subwords of the operands. Table 2 shows the FP approximation instructions. These perform the mathematical functions with reduced precision (8 or more bits) on the rightmost subword in the source register, which is much faster than computing these functions with full precision. This is very useful in many 3D graphics applications where speed is more important than very accurate results. When more accuracy is required, these instructions can also act as seeds for iterative refinement methods such as the Newton-Rapbson method as shown in [13] to generate higher-precision results.
FP data rearrangement instructions are shown in Table  3 . f p e r m u t e provides a general way to re-order the subwords within a single register, while fmix, fextract, and fdeposit can reorganize subwords from multiple registers. Table 4 shows the FP compare instructions. The two fcmp instructions compare the rightmost subwords in the source operands and update a pair of predicates. The pcmp instructions compare all pairs of subwords and write all 1's or 0's to the respective subwords in the destination register, depending on the outcomes of the comparisons.
PLX FP also has data conversion instructions which convert FP data to integers of various sizes and vice versa, and FP load/store instructions which move data between FP registers and memory. PLX FP also shares the branch instructions already defmed for integer PLX (PLX 1.0 to l 2 ) , thus eliminating the need for new branch instructions.
Implementing 3D graphics kernels
We now demonstrate a few of the more unusual and powerful instructions in PLX FP in implementing some of the most important kernel operations in the 3D graphics max min.
multiply-add multiply-add ncgatc pipeline. Assume a processor with 128-bit FP registers and single-issue instruction execution. F1 contains the source vector, F2 holds the result, and FIO-Fl3 hold the four columns of the matrix. The pfscale instruction computes the first term by multiplying the first column of M by suhword 3 in F1, which is x. Each of the subsequent pfscaleadd instructions computes one other term and accumulates the result from the previous instruction. This causes data dependencies between adjacent instructions. If the instructions have multi-cycle latencies, then transforming a vector takes more than four cycles. To solve this problem, the transformation of several vectors can be interleaved to achieve a very fast throughput of one vector every four cycles.
Vector normalization
Vector normalization is an important operation since several steps in lighting computations require normalized direction vectors. This consists of a dot product, a reciprocal square root and vector scaling, achievable with just 3 PLX FP instructions:
pfscale, 0 F2, F3, F1 The pfdot multiplies corresponding suhwords in the two source registers and adds these, giving the dot product. The f rcpsqrta approximates the reciprocal square root of the operand to more than 8 hits. This is sufficient for color calculation where full precision is not required, and avoids the long latency otherwise needed for full precision.
Perspective division
In the 3D graphics pipeline, perspective division is used to convert clip coordinates to normalized device coordinates needed for rendering. This operation divides each of the coordinates by w:
The accuracy required of this operation varies with the targeted display resolution FI contains the vector V and F12 contains the value 1.0. If low precision is sufficient, we only need the first two instructions: f rcpa gives an E-bit approximation of the reciprocal of w in FIO, while pfscale, 0 multiplies the vector in F1 with this approximate value, yielding V' in F2. When more precision is required, the third instruction computes q and stores it in F11. With the last two instructions, we can obtain the full-precision result V"' in F4. F3 and F4 contain progressive refinements of the initial result in F2. Thus, a less accurate result is achieved quickly, and more accurate results with more cycles.
Cross-product of 3-component vectors
Cross product of two 3-component direction vectors is necessary when doing backface culling and texture-space lighting, etc. The operation is given below:
To implement this, we can fist use the fpermute instruction to rearrange the components of vectors V, and VZ, and then perform the multiplications and subtraction, as shown below:
fpermute,2130 F4, F1
f p e r m u t e , 1 3 2 0 F5, F1 f p e r m u t e , 2 1 3 0 F6, F2 f p e r m u t e , 1 3 2 0 F7, F2 p f m u l F 8 , F5, F6 p f m u l s u b F 3 , F4, F7, F8 F I and F2 contain the source vectors (xLyIzIO) and (xg2z20), respectively. f p e r m u t e rearranges the subwords in the operand register according to the order described by the subop field the rightmost subword is labelled 0 and the leftmost is labelled 3 in a 128-bit register with four 32-bit subwords. For example, after the first two f p e r m u t e instructions, F4 contains (v,zlxlO) and F5 contains (zl.rLyl0).
Exponentiation
Exponentiation &U' is a key operation for doing specular lighting and spot lighting. As for many other operations in lighting, an exact result is not needed. Normally, exponentiation is a very expensive operation; we use approximation instructions in PLX FP to obtain an approximate result quickly, using the equation ~' = 2 * '~~p . The rightmost subwords of F I and F2 have the values a and b in the following:
Performance with datapath scalability
examples with different FP word sizes. Table 5 shows the instruction counts for the above Table 6 briefly summarizes the feature set of PLX FP and notes whether these features are present in other FP ISA extensions for 3D graphics (see Section 2) . PLX FP provides advanced features others do not. 
Comparison with other FP extensions
Conclusions
3D graphics is increasingly popular, creating a demand for floating-point processing with characteristics different Bom scientific floating-point processing. Our proposed PLX FP instruction set addresses the need for economical yet high-performance 3D graphics. The PLX datapath scalability feature allows a range of performance and cost targets. PLX FP's rich feature set makes it a highly versatile and effective ISA for 3D graphics.
